TY - GEN
T1 - Tighter WCET analysis of input dependent programs with classified-cache memory architecture
AU - Yanhui, Li
AU - Fernando, Shakith Devinda
AU - Heng, Yu
AU - Xiaolei, Chen
AU - Yajun, Ha
AU - Teng, Tiow Tay
PY - 2008
Y1 - 2008
N2 - Caches in Embedded Systems improve average case performance, but they are a source of unpredictability, especially in the worst case software timing analysis with the consideration of data caches. This is a critical problem in real-time systems, where tight Worst Case Execution Time (WCET) is required for their schedulability analysis. Several works have studied the data cache impacts on the WCET of programs, but they can only handle programs with no input dependent data accesses. To solve this problem, we have developed a novel architecture and a WCET analysis framework for this architecture. Our work classifies predictable and unpredictable accesses and allocates them into predictable caches and unpredictable caches respectively, using the CME (Cache Miss Equations) and reuse-distance based algorithms accordingly. The analysis framework produces a very good WCET tightness compared with simulations, and our architecture creates almost no hardware overhead or performance degradation.
AB - Caches in Embedded Systems improve average case performance, but they are a source of unpredictability, especially in the worst case software timing analysis with the consideration of data caches. This is a critical problem in real-time systems, where tight Worst Case Execution Time (WCET) is required for their schedulability analysis. Several works have studied the data cache impacts on the WCET of programs, but they can only handle programs with no input dependent data accesses. To solve this problem, we have developed a novel architecture and a WCET analysis framework for this architecture. Our work classifies predictable and unpredictable accesses and allocates them into predictable caches and unpredictable caches respectively, using the CME (Cache Miss Equations) and reuse-distance based algorithms accordingly. The analysis framework produces a very good WCET tightness compared with simulations, and our architecture creates almost no hardware overhead or performance degradation.
UR - http://www.scopus.com/inward/record.url?scp=57849086166&partnerID=8YFLogxK
U2 - 10.1109/ICECS.2008.4674877
DO - 10.1109/ICECS.2008.4674877
M3 - Conference contribution
AN - SCOPUS:57849086166
SN - 9781424421824
T3 - Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008
SP - 410
EP - 413
BT - Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008
T2 - 15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008
Y2 - 31 August 2008 through 3 September 2008
ER -