FPGA implementation of a reconfigurable Viterbi decoder for WiMAX receiver

Sherif Welsen Shaker; Salwa Hussien Elramly; Khaled Ali Shehata

doi:10.1109/ICM.2009.5418636

FPGA implementation of a reconfigurable Viterbi decoder for WiMAX receiver

Sherif Welsen Shaker, Salwa Hussien Elramly, Khaled Ali Shehata

Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

16 Citations (Scopus)

Abstract

Field Programmable Gate Array technology (FPGA) is a highly configurable option for implementing many sophisticated signal processing tasks in Software Defined Radios (SDRs). Those types of radios are realized using highly configurable hardware platforms. Convolutional codes are used in every robust digital communication system and Viterbi algorithm is employed in wireless communications to decode the convolutional codes. Such decoders are complex and dissipate large amount of power. In this paper, a low power-reconfigurable Viterbi decoder for WiMAX receiver is described using a VHDL code for FPGA implementation. The proposed design is implemented on Xilinx Virtex-II Pro, XC2vpx30 FPGA using the FPGA Advantage Pro package provided by Mentor Graphics and ISE 10.1 by Xilinx.

Original language	English
Title of host publication	21st International Conference on Microelectronics, ICM 2009
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	264-267
Number of pages	4
ISBN (Print)	9781424458165
DOIs	https://doi.org/10.1109/ICM.2009.5418636
Publication status	Published - 2009
Externally published	Yes
Event	21th International Conference on Microelectronics, ICM 2009 - Marrakech, Morocco Duration: 19 Dec 2009 → 22 Dec 2009

Publication series

Name	Proceedings of the International Conference on Microelectronics, ICM

Conference

Conference	21th International Conference on Microelectronics, ICM 2009
Country/Territory	Morocco
City	Marrakech
Period	19/12/09 → 22/12/09

Keywords

FPGA
VHDL
Viterbi decoder
WiMAX

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/ICM.2009.5418636

Cite this

Shaker, S. W., Elramly, S. H., & Shehata, K. A. (2009). FPGA implementation of a reconfigurable Viterbi decoder for WiMAX receiver. In 21st International Conference on Microelectronics, ICM 2009 (pp. 264-267). Article 5418636 (Proceedings of the International Conference on Microelectronics, ICM). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICM.2009.5418636

@inproceedings{19e6a6bc27df4ed8a8c3b22c0fa6f07a,

title = "FPGA implementation of a reconfigurable Viterbi decoder for WiMAX receiver",

abstract = "Field Programmable Gate Array technology (FPGA) is a highly configurable option for implementing many sophisticated signal processing tasks in Software Defined Radios (SDRs). Those types of radios are realized using highly configurable hardware platforms. Convolutional codes are used in every robust digital communication system and Viterbi algorithm is employed in wireless communications to decode the convolutional codes. Such decoders are complex and dissipate large amount of power. In this paper, a low power-reconfigurable Viterbi decoder for WiMAX receiver is described using a VHDL code for FPGA implementation. The proposed design is implemented on Xilinx Virtex-II Pro, XC2vpx30 FPGA using the FPGA Advantage Pro package provided by Mentor Graphics and ISE 10.1 by Xilinx.",

keywords = "FPGA, VHDL, Viterbi decoder, WiMAX",

author = "Shaker, {Sherif Welsen} and Elramly, {Salwa Hussien} and Shehata, {Khaled Ali}",

year = "2009",

doi = "10.1109/ICM.2009.5418636",

language = "English",

isbn = "9781424458165",

series = "Proceedings of the International Conference on Microelectronics, ICM",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "264--267",

booktitle = "21st International Conference on Microelectronics, ICM 2009",

address = "United States",

note = "21th International Conference on Microelectronics, ICM 2009 ; Conference date: 19-12-2009 Through 22-12-2009",

}

Shaker, SW, Elramly, SH & Shehata, KA 2009, FPGA implementation of a reconfigurable Viterbi decoder for WiMAX receiver. in 21st International Conference on Microelectronics, ICM 2009., 5418636, Proceedings of the International Conference on Microelectronics, ICM, Institute of Electrical and Electronics Engineers Inc., pp. 264-267, 21th International Conference on Microelectronics, ICM 2009, Marrakech, Morocco, 19/12/09. https://doi.org/10.1109/ICM.2009.5418636

FPGA implementation of a reconfigurable Viterbi decoder for WiMAX receiver. / Shaker, Sherif Welsen; Elramly, Salwa Hussien; Shehata, Khaled Ali.
21st International Conference on Microelectronics, ICM 2009. Institute of Electrical and Electronics Engineers Inc., 2009. p. 264-267 5418636 (Proceedings of the International Conference on Microelectronics, ICM).

Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - FPGA implementation of a reconfigurable Viterbi decoder for WiMAX receiver

AU - Shaker, Sherif Welsen

AU - Elramly, Salwa Hussien

AU - Shehata, Khaled Ali

PY - 2009

Y1 - 2009

N2 - Field Programmable Gate Array technology (FPGA) is a highly configurable option for implementing many sophisticated signal processing tasks in Software Defined Radios (SDRs). Those types of radios are realized using highly configurable hardware platforms. Convolutional codes are used in every robust digital communication system and Viterbi algorithm is employed in wireless communications to decode the convolutional codes. Such decoders are complex and dissipate large amount of power. In this paper, a low power-reconfigurable Viterbi decoder for WiMAX receiver is described using a VHDL code for FPGA implementation. The proposed design is implemented on Xilinx Virtex-II Pro, XC2vpx30 FPGA using the FPGA Advantage Pro package provided by Mentor Graphics and ISE 10.1 by Xilinx.

AB - Field Programmable Gate Array technology (FPGA) is a highly configurable option for implementing many sophisticated signal processing tasks in Software Defined Radios (SDRs). Those types of radios are realized using highly configurable hardware platforms. Convolutional codes are used in every robust digital communication system and Viterbi algorithm is employed in wireless communications to decode the convolutional codes. Such decoders are complex and dissipate large amount of power. In this paper, a low power-reconfigurable Viterbi decoder for WiMAX receiver is described using a VHDL code for FPGA implementation. The proposed design is implemented on Xilinx Virtex-II Pro, XC2vpx30 FPGA using the FPGA Advantage Pro package provided by Mentor Graphics and ISE 10.1 by Xilinx.

KW - FPGA

KW - VHDL

KW - Viterbi decoder

KW - WiMAX

UR - http://www.scopus.com/inward/record.url?scp=77950330979&partnerID=8YFLogxK

U2 - 10.1109/ICM.2009.5418636

DO - 10.1109/ICM.2009.5418636

M3 - Conference contribution

AN - SCOPUS:77950330979

SN - 9781424458165

T3 - Proceedings of the International Conference on Microelectronics, ICM

SP - 264

EP - 267

BT - 21st International Conference on Microelectronics, ICM 2009

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 21th International Conference on Microelectronics, ICM 2009

Y2 - 19 December 2009 through 22 December 2009

ER -

FPGA implementation of a reconfigurable Viterbi decoder for WiMAX receiver

Abstract

Publication series

Conference

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this