A 32 Gb/s Cascade High-Compensation Hybrid CTLE Receiver With Adaptive Equalization in 12-nm FinFET

Rui Ye, Yi Wang, Yaohua Xu, Na Bai, Ting Jung Lin

Research output: Chapter in Book/Conference proceedingConference contributionpeer-review

1 Citation (Scopus)

Abstract

This paper proposes a novel 32Gb/s high-compensation hybrid five-stage stochastic continuous-time linear equalizer (CTLE) adaptation receiver for a 12-nm FinFET process. The innovative stochastic CTLE receiver, featuring a mid-frequency peaking structure, effectively addresses issues related to signal transmission characteristics, such as intersymbol interference (ISI). An attenuator (ATT) within the five-stage cascade circuit establishes a feedback system for the control system's common mode points, enabling low-frequency attenuation and effective modulation of low-frequency signals. Furthermore, a gain-tuning scheme combining ATT and CTLE is proposed and analyzed. This scheme implements a multi-stage equalizer with an adaptive equalization loop, providing a maximum peak gain between 35.45dB and 44.41dB at the Nyquist frequency. In comparison to other receivers of similar nature, this CTLE receiver exhibits a 32% enhancement in gain performance, achieving maximum horizontal eye margin. It boasts an adaptive convergence time of 3.3 μs and a total power consumption of 13.5 mW, all within an overall layout area of 0.01

Original languageEnglish
Title of host publication2024 4th International Conference on Electronic Information Engineering and Computer Technology, EIECT 2024
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages810-814
Number of pages5
ISBN (Electronic)9798331528850
DOIs
Publication statusPublished - 2024
Externally publishedYes
Event4th International Conference on Electronic Information Engineering and Computer Technology, EIECT 2024 - Shenzhen, China
Duration: 15 Nov 202417 Nov 2024

Publication series

Name2024 4th International Conference on Electronic Information Engineering and Computer Technology, EIECT 2024

Conference

Conference4th International Conference on Electronic Information Engineering and Computer Technology, EIECT 2024
Country/TerritoryChina
CityShenzhen
Period15/11/2417/11/24

Keywords

  • Continuous-time linear equalizer
  • attenuator
  • component
  • five-stage cascade circuit
  • mid-frequency peaking structure
  • multi-stage equalizer

ASJC Scopus subject areas

  • Energy Engineering and Power Technology
  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality
  • Modelling and Simulation
  • Instrumentation
  • Information Systems
  • Computer Science Applications

Fingerprint

Dive into the research topics of 'A 32 Gb/s Cascade High-Compensation Hybrid CTLE Receiver With Adaptive Equalization in 12-nm FinFET'. Together they form a unique fingerprint.

Cite this